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Abstract—Reversible logic design has become one of the promising research directions in low power dissipating circuit 
design in the past few years and has found its application in low power CMOS design, digital signal processing and 
nanotechnology. This paper presents the efficient design approaches of fault tolerant carry skip adders (FTCSAs) and 
compares those designs with the existing ones. Variable block carry skip logic (VBCSL) using the fault tolerant full adders 
(FTFAs) has also been developed. The designs are minimized in terms of hardware complexity, gate count, constant inputs and 
garbage outputs. Besides of it, technology independent evaluation of the proposed designs clearly demonstrates its superiority 
with the existing counterparts. 
 
Index Terms—Reversible Logic, Parity Preserving Reversible Gate, FTFA, Carry Skip Adder, VBCSL.  
I. INTRODUCTION 
Irreversible logic circuits dissipate heat in the amount of kT ln2 Joule for every bit of information that is lost 
irrespective of their implementation technologies, where k is the Boltzmann constant and T is the operating 
temperature [1]. Information is lost when the circuit implements nonbijective functions. Therefore, in irreversible 
logic circuit the input vector cannot be recovered from its output vectors. Reversible logic circuit by definition 
realizes only those functions having one-to-one mapping between its input and output assignments. Hence in 
reversible circuits no information is lost. According to [2] zero energy dissipation would be possible only if the 
network consists of reversible gates. Thus reversibility will become an essential property in future circuit design. 
 
Reversible logic imposes many design constraints that need to be either ensured or optimized for implementing 
any particular Boolean functions. Firstly, in reversible logic circuit the number of inputs must be equal to the 
number of outputs. Secondly, for each input pattern there must be a unique output pattern. Thirdly, each output will 
be used only once, that is, no fan out is allowed. Finally, the resulting circuit must be acyclic [3-5]. Any reversible 
logic design should minimize the followings [6]: 
 
• Garbage Outputs (GO): outputs that are not used as primary outputs are termed as garbage outputs 
• Constant Inputs (CI): constants are the input lines that are either set to zero(0) or one (1) in the circuit’s 
input side 
• Gate Count (GC): number of gates used to realize the system 
• Hardware Complexity (HC): refers to the number of basic gates (NOT, AND and EXOR gate) used to 
synthesize the given function  
In addition of the above four, the following two measures can be taken into consideration in designing a digital 
system: 
• Area Consumption (AC): the area consumed by a design can be calculated as the sum of the width of 
individual gates used to realize the system.  
∑
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• Path Delay (PD): total number of gates on the way of final output. 
 
Parity checking is one of the widely used mechanisms for detecting single level fault in communication and 
many other systems. It is believed that if the parity of the input data is maintained throughout the computation, no 
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intermediate checking would be required [7-8]. Therefore, parity preserving reversible circuits will be the future 
design trends towards the development of fault tolerant reversible systems in nanotechnology. A gating network 
will be parity preserving if its individual gates are parity preserving [7]. Thus, we need parity preserving reversible 
logic gates to construct parity preserving reversible circuits. 
 
This paper presents efficient approaches for designing fault tolerant carry skip adder using modified IG gate 
(MIG) and its basic building block FTFA proposed in [9-10] [17]. The proposed carry skip adder is optimized in 
terms of gate count, garbage outputs and constant inputs and offers less hardware complexity. Variable block carry 
skip logic using FTFA circuits has also been given. Finally, technology independent evaluation of the proposed 
carry skip adders has been presented. 
II. REVERSIBLE LOGIC GATES 
A gate that implements any bijective function involving n inputs and n outputs is called an nn* reversible 
logic gate. There exist many reversible gates in the literature. Among them 2*2 Feynman gate [11] (shown in Fig. 
1), 3*3 Fredkin gate [12] (shown in Fig. 2), 3*3 Toffoli gate [13] (shown in Fig. 3) and 3*3 Peres gate [14] (shown 
in Fig. 4) are the most referred. Feynman (FG), Fredkin (FRG) and Peres (PG) gates are one through gates, that is, 
one of its output lines is identical to one of its input lines. On the other hand, Toffoli gate is two through, that is, two 
of its outputs are identical to two of its inputs. It can be easily verified that all of these gates are reversible. Each 
gate has an equal number of input and output lines. For each input combination there is a unique output 
combination.  
 
Fig. 1(a) 2*2 Feynman gate 
 
A B P Q 
0 0 0 0 
0 1 0 1 
1 0 1 1 
1 1 1 0 
Fig. 1(b) Truth table of Feynman gate 
 
 
Fig. 2(a) 3*3 Fredkin gate 
 
A B C P Q R 
0 0 0 0 0 0 
0 0 1 0 0 1 
0 1 0 0 1 0 
0 1 1 0 1 1 
1 0 0 1 0 0 
1 0 1 1 1 0 
1 1 0 1 0 1 
1 1 1 1 1 1 
Fig. 2(b) Truth table of Fredkin gate 
 
Fig. 3(a) 3*3 Toffoli gate 
  
 
 
A B C P Q R 
0 0 0 0 0 0 
0 0 1 0 0 1 
0 1 0 0 1 0 
0 1 1 0 1 1 
1 0 0 1 0 0 
1 0 1 1 0 1 
1 1 0 1 1 1 
1 1 1 1 1 0 
Fig. 3(b) Truth table of Toffoli gate 
 
Fig. 4(a) 3*3 Peres gate 
 
A B C P Q R 
0 0 0 0 0 0 
0 0 1 0 0 1 
0 1 0 0 1 0 
0 1 1 0 1 1 
1 0 0 1 1 0 
1 0 1 1 1 1 
1 1 0 1 0 1 
1 1 1 1 0 0 
Fig. 4(b) Truth table of Peres gate 
III. PARITY PRESERVING REVERSIBLE GATES 
A reversible gate will be parity preserving if the parity of the inputs matches the parity of the outputs.  
Mathematically, a reversible gate having n input lines and n output lines will be parity preserving if and only if: 
nn OOOIII ⊕⊕⊕↔⊕⊕⊕ LL 2121  
where iI  and jO  are the input and output lines. Not all of the gates presented in section II are parity preserving. 
 
Only Fredkin gate (FRG) is parity preserving and it can be easily verified by examining its truth table. That is, 
Fredkin gate maintains RQPCBA ⊕⊕↔⊕⊕ . It can also be said that the Fredkin gate is zero preserving 
(once preserving as well) and therefore conservative [15].  Other parity preserving reversible logic gates are 3*3 
Feynman Double gate [7] (shown in Fig. 5), 3*3 New Fault Tolerant gate [16] (shown in Fig. 6) and newly 
proposed 4*4 IG gate [9-10] (shown in Fig. 7). Feynman Double gate can be as used as the fault tolerant copying 
gate when it’s B and C input lines are set to constants. The first three output lines of IG gate produce the same 
output as PG gate. The fourth one can be considered as garbage if we wish to replace PG by IG. The fourth output 
line of IG gate can also be minimized to reduce the hardware complexity in [17] as follows: 
 
 DBADABBD ⊕′⇔⊕′⊕ )(  
 
The modified version of IG (that is, MIG gate) is depicted in Fig. 8. 
 
 
Fig. 5 3*3 Feynman Double gate 
  
 
 
Fig. 6 3*3 New Fault Tolerant gate 
 
Fig. 7 4*4 IG gate 
 
 
Fig. 8 4*4 MIG gate 
IV. SYNTHESIS OF FAULT TOLERANT REVERSIBLE CARRY SKIP ADDER 
The basic building block of many complex computational systems is the full adder (FA). Realization of the 
efficient reversible full adder circuit given in [3-5] includes two 3*3 Peres gates (shown in Fig. 9). The circuit is 
minimized in terms of gate count, garbage outputs, constant inputs and hardware complexity. It has also been 
proved in [3-5] that a reversible full adder circuit can be realized with at least two garbage outputs and one constant 
input. 
 
 
 
 
 
 
 
 
Fig. 9 Reversible full adder circuit given in [3-5] 
 
Fault tolerant logic synthesis of reversible full adder circuit requires that its individual gate unit must be fault 
tolerant reversible gates. It has been proved in [9-10] that a fault tolerant reversible full adder circuit requires at 
least three garbage outputs and two constant inputs. This paper will use MIG gate for fault tolerant reversible full 
adder implementation as used in [17] and will thereby minimize the hardware complexity of the presented systems. 
The Fig. 10 shows a 1-bit fault tolerant reversible full adder realized using two MIG gates. 
 
 
Fig. 10 Fault tolerant reversible full adder circuit includes two 4*4 MIG gates 
 
The block diagram of the fault tolerant reversible full adder can be depicted as follows: 
 
 
Fig. 11 Block diagram of fault tolerant full adder 
  
 
The most straightforward realization of a final stage adder for two N-bit operands is ripple carry adder (RCA). 
The RCA requires N full adders (FAs). The carry out of the ith FA is connected to the carry in of the (i+1)th FA. The 
Fig. 12 shows a reversible logic implementation of an N-bit final stage fault tolerant ripple carry adder. 
 
A carry-skip adder reduces the carry-propagation time by skipping over groups of consecutive adder stages. The 
carry-skip adder is usually comparable in speed to the carry look-ahead technique, but it requires less chip area and 
consumes less power [15]. The Fig. 13 shows a reversible logic implementation of a 4-bit fault tolerant carry skip 
adder block proposed in [17]. The block carry input inc is propagated as the block carry output outc , if the block 
propagate P is one. The carry skip adder worst case delay is the when the carry generated in the very first full adder 
ripples through all full adder stages in the first block, generates outc for the first block, skips all the intermediate 
blocks, and ripples through the full adder stages of the last block. 
 
This paper presents two new fault tolerant reversible carry skip adders, shown in Fig. 14 and Fig. 15. The carry 
skip logic in Fig. 14 has been developed using 3 NFTs and 1 FRG instead of 4 NFTs and 1 F2G as in [17]. The 
carry skip logic in Fig. 15 uses 4 FRGs as in [15] and 1 F2G to avoid the fanout.  
 
A B bit FTFA requires 2B MIG using the circuit in Fig. 10. The B input AND gate requires B-1 NFTs in Fig. 14. 
Therefore, a B bit carry skip adder block requires 2B MIG, B-1 NFTs, 1 FRG and 1 F2G using the FTFA circuit in 
Fig. 10. 
( ) 3+= BBd
ripplec
 (1) 
Consider the B-bit carry skip adder in Fig. 14 generating a block carry out outc via carry ripple through the 
FTFAs. The least significant FTFA will require a path delay of 2 MIGs to generate 1c from the addends. Then the 
carry “ripples” through the subsequent FTFAs with a path delay of 1 MIG per bit. Finally, outc is generated by the 
FRG in the left of Fig. 14. Therefore, the delay to generate block carry out outc (via ripple) with a B bit carry skip 
adder block is: 
( )   4log2 += Bc Bd skip  (2) 
 
The total (worst case) delay fixedT of an N bit carry skip adder with fixed block size B is the sum of the ripple 
carry delay through the first carry skip adder block, the carry skip delays through the intermediate blocks and the 
ripple carry delay through the last block, or 
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However, the assumption   2
log2
BB
≈  is valid for the small block sizes B applicable to carry skip adder 
designs. Thus, (3) can be rewritten as 
 
Fig. 12 Reversible logic implementation of fault tolerant n-bit ripple carry adder [17] 
 
 
  
 
 
Fig. 13 Reversible logic implementation of fault tolerant 4-bit carry skip adder [17] 
 
 
Fig. 14 Proposed fault tolerant reversible 4-bit carry skip adder, CSL using NFTs 
 
 
 
Fig. 15 Proposed fault tolerant reversible 4-bit carry skip adder, CSL using FRGs  
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Minimizing fixedT with respect to block size B gives 
041 2 =− B
N
 or  NBopt 4=  (5) 
Substituting (5) into (4) gives 
24
2
−+= NNT fixed    (6) 
The calculation of fixedT for the carry skip adder shown in Fig. 15 is same. 
  
 
two designs is in the CSL implementations. The CSA in Fig. 15 uses FRGs instead of NFTs to implement B-input 
AND gate.  
I. VARIABLE BLOCK CARRY SKIP ADDER 
 
Varying the size of the carry skip blocks can reduce the total worst case delay, since carries generated or 
absorbed in the adder center have shorter data paths [15]. Without loss of generality, the first and last carry skip 
blocks are b bits wide, and the carry skip adder is divided into t blocks, where t is even. Let’s assume that carry skip 
block sizes are: 
bbtbtbbb 11
2
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2
1 +−+−++ LL (7) 
 Summing the number of bits in the blocks, equating to N, and rearranging gives 
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The total (worst case) delay iableTvar of an N bit carry skip adder with the variable block size is the sums of the 
ripple carry delay through the first carry skip adder block, the carry skip delays through the intermediate blocks and 
the ripple carry delay through the last block.  Assuming the variable block sizes in (7), the total delay is: 
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To simplify (10) yields 
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Inserting (8) into (11) and collecting terms gives 
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The optimal number of blocks is found with 
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Therefore, the optimal block size carry skip adder has delay 
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II. RESULT AND DISCUSSION 
 
The presented carry skip adder circuits can be evaluated in terms of hardware complexity, gate count, constant 
inputs and garbage outputs produced. Let 
 
α = A two input EXOR gate calculation  
β = A two input AND gate calculation 
δ= A NOT gate calculation 
T = Total logical calculation 
 
The total logical calculation of the CSA presented in [15] and [17] are T= 48α+96β+24δ and T=40α+28β+12δ 
respectively. On the contrary, the total logical calculation of the presented CSAs in this study are T=37α+29β+12δ 
(Fig. 14) and T=34 α+32β+5δ (Fig 15). The presented CSAs require only 13 reversible gates whereas the CSA 
designs in [15] and [17] require 14 and 24 reversible gates respectively. The presented designs also significantly 
reduce the required number of constant inputs and garbage outputs.  It should also be noted that the area 
consumptions of the presented designs are minimum compared to the designs found in the literature [15] [17]. 
Evaluation of the proposed designs can be comprehended easily with the help of the comparative results given in 
Table I. 
The optimum number of block size, optB , of the presented CSAs is 8 for N=16. On the contrary, the number of 
blocks for the designs in [15] and [17] are fractional and therefore impractical (Block size must be integer). Fig. 16 
shows the adder size and the corresponding delay for different CSA implementations including those presented in 
this study. For N ≥ 16, the proposed CSAs show better performance than the existing counterparts. 
 
III. CONCLUSION 
 
This paper presents the efficient approaches for designing variable block skip logic using parity preserving 
reversible gates that are minimized in terms of hardware complexity, gate count, constant inputs and garbage 
outputs. Technology independent evaluation demonstrates its superiority with the existing designs. The two new 
measures area consumption (AC) and path delay (PD) has been taken into consideration to evaluate all designs 
including those presented in this paper. 
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